


1

la massima corrente erogata dall'alimentazione si ha con i due MOS saturi

(se fosse saturo uno soltanto, la corrente potrebbe aumentare aumentando la sua V_{GS})

Quindi



$$I_{DSN} = -I_{DSP} \quad \text{e vuoto}$$

$$\frac{K_M}{2} (V_{IN} - V_{TM})^2 = -\frac{K_P}{2} (V_{IN} - V_{DD} - V_{TP})^2 \quad \text{pongo } x = V_{IN}$$

$$2(x - 1,2) = \pm 3(x - 4) \quad x = 9,6 \quad \text{non accettabile } (> V_{DD})$$

$$x = 2,88$$

quindi $V_{IN} = 2,88 \text{ V}$ a cui corrisponde


$$I_{DD} = I_{DSM} = 5,645 \text{ mA}$$

② Riprota es funzione in una mappa a 5 variabili

CD \ AB		E=0			
		00	01	11	10
00	00	1	1	0	0
	01	0	0	0	0
11	00	1	0	0	0
	01	1	1	1	1


CD \ AB		E=1			
		00	01	11	10
00	00	1	1	0	0
	01	0	0	0	0
11	00	0	0	1	1
	01	0	0	0	0

Ci sono diverse coperture ottime.




$$F = (\bar{A} + C)(C + \bar{D})(\bar{A} + \bar{D} + E)(\bar{B} + \bar{D} + E)(A + \bar{C} + E)(\bar{C} + D + \bar{E})$$


③ clock già disponibile:



→ ← deve essere garantita la non sovrapposizione




Schema del FF D latch con abilitazione



④


La rete è di Moore (l'uscita dipende solo dallo stato)



$$d_0 = A + \bar{q}_1$$

$$d_1 = A + \bar{q}_0 \quad (\text{de Morgan})$$

grafo



stati

A: 11

B: 00

C: 01

D: 10

5

sum8 :

```
PUSH R16
PUSH R17
PUSH R18
LDI R16,8 ; counter
CLC ; azzerare carry
loop: LD X, R16 R17
      LD Y+, R18
      ADC R17, R18
      ST X+, R17 ; salva risultati
      DEC R16
      BRNE loop
      SBIW XH:XL, 8
      SBIW YH:YL, 8
      POP R18
      POP R17
      POP R16
      RET
```